9cb5201d33
Signed-off-by: Austin Seipp <aseipp@pobox.com>
55 lines
1.7 KiB
Nix
55 lines
1.7 KiB
Nix
{ stdenv, fetchFromGitHub, fetchFromBitbucket
|
|
, pkgconfig, tcl, readline, libffi, python3, bison, flex
|
|
}:
|
|
|
|
stdenv.mkDerivation rec {
|
|
name = "yosys-${version}";
|
|
version = "2017.11.05";
|
|
|
|
srcs = [
|
|
(fetchFromGitHub {
|
|
owner = "cliffordwolf";
|
|
repo = "yosys";
|
|
rev = "4f31cb6daddedcee467d85797d81b79360ce1826";
|
|
sha256 = "1a5n0g5kpjsy8f99f64w81gkrr450wvffp407r1pddl8pmb0c3r7";
|
|
name = "yosys";
|
|
})
|
|
(fetchFromBitbucket {
|
|
owner = "alanmi";
|
|
repo = "abc";
|
|
rev = "f6838749f234";
|
|
sha256 = "0n7ywvih958h1c4n7a398a9w3qikhkv885fx5j3y2a0xwqc86m4y";
|
|
name = "yosys-abc";
|
|
})
|
|
];
|
|
sourceRoot = "yosys";
|
|
|
|
enableParallelBuilding = true;
|
|
nativeBuildInputs = [ pkgconfig ];
|
|
buildInputs = [ tcl readline libffi python3 bison flex ];
|
|
preBuild = ''
|
|
chmod -R u+w ../yosys-abc
|
|
ln -s ../yosys-abc abc
|
|
make config-gcc
|
|
echo 'ABCREV := default' >> Makefile.conf
|
|
makeFlags="PREFIX=$out $makeFlags"
|
|
'';
|
|
|
|
meta = {
|
|
description = "Framework for RTL synthesis tools";
|
|
longDescription = ''
|
|
Yosys is a framework for RTL synthesis tools. It currently has
|
|
extensive Verilog-2005 support and provides a basic set of
|
|
synthesis algorithms for various application domains.
|
|
Yosys can be adapted to perform any synthesis job by combining
|
|
the existing passes (algorithms) using synthesis scripts and
|
|
adding additional passes as needed by extending the yosys C++
|
|
code base.
|
|
'';
|
|
homepage = http://www.clifford.at/yosys/;
|
|
license = stdenv.lib.licenses.isc;
|
|
maintainers = with stdenv.lib.maintainers; [ shell thoughtpolice ];
|
|
platforms = stdenv.lib.platforms.linux;
|
|
};
|
|
}
|